MIPS based 5-stage pipeline processor
A simple processor based on MIPS ISA, which is written in Verilog and has a 5-stage pipeline
Projects
Efficiently large point FFT Acceleration on Versal ACAP architecture
This is the project that I am working on to construct an accelerator on the vck190 board to efficiently enhance the performance of the large point FFT operation.